FFT Core:
1.15 Fixed point precision (overflow accounted by dividing by 2 at each stage
2-smtg radix
cooley-turkey
no inversion

AXI stuff;
AXI-Full to read from memory to DMA
AXI-Stream to send from DMA to FFT Core

Internal Manager (aka DMA)
AXI Memory peripheral

Has to be actual SRAM with time to access

AXI needs to be a peripheral of the memory in the testbench and use the synthesized SRAM for testing

AXI bus 256 or 512 bits
do an in place FFT
or have two arrays you process between and takes several cycles per stage of the FFT

double buffering maybe?

the AXI "CPU" manager can just be wacky module for your testbench or something like the APB/AHB